

No. 4469A

LA4805V

3 V Stereo Headphone Power Amplifier

Overview

The LA4805V is a power IC developed for use in stereo headphones. It includes low frequency enhancement, beep function and output control circuits on-chip. Furthermore, the LA4805V realizes a high S/N ratio, a high ripple exclusion ratio, and low current drain.

Functions

- · Stereo headphone power amplifier
- Low frequency enhancement (L.BOOST)
- · Beep amplifier
- Output suppression circuit (PVSS)
- · Power switch
- · Muting switch


Features

- Low current drain (8.3 mA typical)
- High S/N ratio (90 dB typical, 13 μV)
- High ripple exclusion ratio (75 dB typical)
- · No output electrolytic capacitors required
- Ultra-miniature package (SSOP-30)

Package Dimensions

unit: mm

3191-SSOP30



Specifications

Maximum Ratings at $Ta = 25^{\circ}C$


Parameter	Symbol	Condition	Rating	Unit
Maximum supply voltage	V _{CC} max		4.5	V
Allowable power dissipation	Pd max		500	mW
Operating temperature	Topr		-15 to +50	°C
Storage temperature	Tstg		-40 to +150	•€


Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Condition	Rating	Unit
Recommended supply voltage	Voc		3.0	ν
Recommended load resistance	RL		16 to 32	Ω
Operating supply voltage range	V _{CC} op		1.8 to 3.6	V


Operating Characteristics at Ta = 25°C, V_{CC} = 3.0 V, f = 1 kHz, 0.775 V = 0 dBm, R_L = 10 k Ω (L.B), R_L = 16 Ω (PWR)

Parameter	Symbol	Condition	Rating			110
	Symbol	Condition	min	typ	max	Unit
(L.BOOST +PVSS + PWR)						
	I _{CCO} 1	IC off		0.05	1.0	μÁ
Quiescent current	l _{CCO} 2	Muting on	1.0	2.7	5.0	mA
	l _{CCO} 3	Rg = 0, L.BST/PVSS off	4.0	8.3	12.0	mA
	I _{CCO} 4	Rg = 0, L.BST/PVSS on	4.5	8.6	12.5	mA
[PWR AMP]						·
Output power	P _O	THD = 10%	15	25		mW
Voltage gain	VG1	V _O = -10 dBm	15.7	17.7	19.7	dB
Channel balance	V _{BL}	V _O = -10 dBm	-1	0	1	dΒ
Total harmonic distortion	THD1	V _O = 0.35 V		0.1	0.3	%
Output noise voltage	V _{NO} 1	Rg= 0, DIN AUDIO		13	25	μ۷
Crosstalk	CT1	$V_O = -10 \text{ dBm}, \text{ TUN} = 1 \text{ kHz}, \text{ Rg} = 0$	35	45		d₿
Ripple exclusion ratio	SVRR1	V _{CC} = 1.8 V, f = 100 Hz, V _R = -20 dBm, TUN = 100 Hz	60	75		dB
Muting attenuation	ATTM	THD = 1%, Rg = 0 kΩ	80	90		dB
Beep output	V _{O BEEP}	V _{IN} = -16 dBm (sine wave)	1.0	3.0		mV
Output current offset	V _{DC OFF}	V _{IN} = 0 V, Rg = 0	-20		20	mV
Input resistance	Ri		7	10	13	kΩ
[L.BOOST]				·		<u> </u>
Voltage gain	VG2	V _{IN} = -30 dBm, boost on/off	-3.2	-5.2	-7.2	dB
D Au	L.BTS1	V _{IN} = -30 dBm, f = 100 Hz, boost on	13	15	17	dB
Boost*	L.BTS2	V _{IN} = -30 dBm, f = 10 kHz, boost on	3	5	7	dB
Maximum output voltage	V _O max	THD = 1%, boost on	0.2	0.4	0.6	V
Total harmonic distortion	THD2	V _O = 0.1 V, boost on	· · ·	0.085	0.25	%
Crosstalk	CT2	V _O = -20 dBm, Rg = 0, boost on	25	30		dB
Output noise voltage	V _{NO} 2	Rg = 0, boost off	_	3	10	μV
Ripple exclusion ratio	SVRR2	Rg = 0, f = 100 Hz, Vg = -20 dBm, boost on	50	60		dB
[L.BOOST + PWR]						
Voltage gain	VG3	V _{IN} = -30 dBm, f = 1 kHz, boost on/off	8	10	12	dB
Output voltage	V _O 1	V _{IN} = -30 dBm, f = 100 Hz, boost on	0.13	0.23	0.33	V
Total harmonic distortion	THD3	V _{IN} = -30 dBm, f = 100 Hz, boost on		0.14	0.5	%
Crosstalk	СТЗ	$V_O = -20 \text{ dBm}, R_V = 0 \Omega$, boost on	25	32.5		dB
[L.BOOST + PVSS + PWR]: When	V _O 1 is maximum		<u> </u>			
PVSS voltage	V _{O PVSS} 2	V _{IN} = -30 dBm, PVSS2	-32.5	-37.5	-42.5	dBm
PVSS width	V _{O PVSS} W	The input amplitude when the output is +3 dB over the starting point	25	30	35	dB
PVSS distortion	THD PVSS	V _{IN} = -40 dBm, PVSS2	·	0.55	2.0	%
PVSS starting input	V _{IN PVSS}	PVSS2	-41	-46	–5 1	d₿m






Pin Assignment and Block Diagram




Unit (resistance: Ω)

Test Circuit



Unit (resistance: Ω , capacitance: F)

Application Circuit



Unit (resistance: Ω , capacitance: F)

PIn Functions and Equivalent Circuits ($V_{CC} = 3.0 \text{ V}$)

Unit (resistance: Ω)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function
1	PWR SW	0 to 0.7	20k 45	Applying V _{CC} to pin 1 turns the IC power on.
2 4	IN 2 IN 1	1.1 1.1	To L.P 100k 300 2	• Low boost input pin
3 5	H.P 1 H.P 2	1.1	3 5 8.8k A01334	High-pass input pin
6	PRE GND			
7 8	MIX OUT 1 MIX OUT 2	1.1	300 To the mixer mamplifier A01335	Low boost and buffer output pin
9	PWR IN 1 PWR IN 2	1.1	9 300 (1) ★ \$10k Ø	 Power input pin The input resistance is 10 kΩ.
10	PWR IN C	1.1	300 10 10 11k 8 AD 1337	Power amp common input pin Connect to Vref in normal operation

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω , capacitance: F)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function
12	V _{REF} OUT	1.1	300 H 5p 5p A01338	• Fixed bias of 1.1 V
13	V _{REF} CONT	1.1	300 WWW 1k 1k 1k	• The V _{REF} CONT pin, 1.1 V
14	DET 1	0 to 1.3	To AVLS drive Vcc	• AVLS operates at 0.65 V or higher.
15	Beep IN	1.1	300 January (2)	Beep input pin Only operates when the muting function is on.
16	R.F CONT	2.2	33.9k 43k 43k W 396k 77 To R.F 777	• The R.F. CONT pin
17	R.F OUT	2.65	3 N N N N N N N N N N N N N N N N N N N	• Set to a bias of about 0.88 times V _{CC} .

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω , capacitance: F)

		V 00	Equivalent circuit	Pin function
Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Piri iuricijori
18	PVSS S.C	0 to 0.7	18 300 200k ₹	Smoothing pin used when PVSS is turned on and off.
19	PVSS SW	0 to 1.1	To L.B control switch	PVSS is turned on by the power output signal, and turned off when grounded.
20	Vcc			
21 22 24	PWR OUT 2 PWR OUT C PWR OUT 1	1.1 1.1 1.1	(21) (22) (24) (24) (24)	The power output pins The LA4805V drives headphones with pin 22 used as a common center. (No electrolytic capacitors are used in the output.)
23	PWR GND			
25	LOW BOOST SW	0 to 1.0	300 50k \$ 9	The low boost function is turned on when this pin is floating and turned off when it is connected to Vref. .
26	DET 2	0.5 to 1.3	300 To ALC drive	ALC operates at 0.65 V or higher.
27	L.P 2	1.1	50k 7p 47k 4	• Low boost secondary low pass pin

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω)

Pin No.	Symbol	V _{DC} (V)	Equivalent circuit	Pin function
28	LOW BOOST NF	1.1	2B 300	• Low boost NF pin
29	L.P 1	1.1	300 300 W TO IN1 W A01351	• Low boost primary low pass pin
30	MUTE SW	0 to 2.2	300 300	• The muting function is on when this pin is floating and off when connected to V_{CC} through a 100 k Ω resistor.

External Component Functions: Recommended values are indicated in parentheses.

- C1, C3 (1 to 4.7 µF)
- Input coupling capacitors
- C2, C4 (2200 pF)

Input high pass capacitors. The high region gain when low boost is on is determined by the IC internal 18 k Ω resistance and these external 2200 pF capacitors.

• C5, C6 (0.1 to 1 µF)

Mixer amplifier to power amplifier coupling capacitors

• C7, C8 (3.3 to $10 \,\mu\text{F}$)

Reference bias (Vref) decoupling capacitors

• C9 (10 to 22 μF)

Determines the PVSS recovery time.

• C10 (0.1 to 1 μ F)

Beep input coupling capacitor. Be sure that this capacitor does not attenuate the beep signal.

• C11, C12 (4.7 to $10 \, \mu F$)

Ripple filter capacitors. Care is required selecting their value, since although increasing the capacitance increases the ripple exclusion ratio, it also increases the rise time when the power is turned on.

• C13 (3.3 to 4.7 μF)

Smoothing capacitor for PVSS on/off switching noise

• C14 (0.22 to 0.47 μF)

Coupling capacitor that accepts the power output signal and inputs that signal to the PVSS function.

• C15 (220 µF)

Power supply line decoupling capacitor

• C16, C17, C18 (0.22 to 0.47 µF)

Oscillation suppression capacitors. We recommend using film capacitors.

• C19 (2.2 to 4.7 μF)

Smoothing capacitor for low boost on/off switching noise

• C20 (3.3 to 4.7 μF)

Determines the low boost attack time. Increasing the capacitance increases the attack time.

• C21, C23 (0.1 µF)

Low pass capacitors used with the low boost function

• C22 (2.2 to 4.7 μF)

Low boost amplifier NF capacitor. Values in excess of the recommended range will slow the low boost amplifier's rise time and may cause noise spikes.

• C24 (0.1 to 1.0 µF)

Determines the muting time. See the "IC Usage Notes" section for a discussion of the muting time when the capacitor C24 value is varied.

• R1, R2 (10 kΩ)

Mixer amplifier load resistance and power input adjustment potentiometer.

• R3 (100 k to 1 MΩ)

Smoothing resistor for PVSS on/off switching noise

• R4 (50 k to 200 kΩ)

PVSS level adjustment resistor

• R5, R6, R7 (1 to 4.3Ω)

Power amplifier oscillation suppression capacitors. We recommend using film capacitors.

• R8, R9 (15 kΩ)

Power output signal bias resistor for PVSS operation

• R10 (20 k Ω)

Determines the pin 25 bias when low boost is off.

• R11 (1.5 k to 2.2 kΩ)

Determines the low boost amplifier's voltage gain.


• R12 (100 k Ω)

Determines the pin 30 bias when muting is off (and PWR is on).

We recommend using a 100 k Ω resistor for R12, since the muting switch pin (pin 30) threshold area is determined by this (100 k Ω) resistance and the IC's internal 300 k Ω resistance.

Usage Notes and Operating Principles

1. Beep function operating principles



Unit (resistance: Ω, capacitance: F)

• The figure above shows the beep function block, which is designed to operate when muting is on, i.e., when pin 16 is open.

The output voltage generated at R_L at that time is given by the following equation.


$$V_O = \frac{R_L}{R_L + 3 k + 1 k} \times V_A$$

For example, when R_L is 16 Ω and V_A is 0.5 V: (V_A is adjusted by the pin 9 input level.)

$$V_O = \frac{16 \Omega}{16 \Omega + 3 k + 1 k} \times 0.5 V \approx 2 \text{ mV}$$

While the beep output V_O is determined by the formula above, it is influenced by the capacitor and resistor used to
form the PWR output oscillation suppression function. Therefore, when using the beep function, it is necessary to
make the impedance due to the pin 13 capacitor C10 smaller than the impedance of capacitors C9 and C10 on pins
12 and 15, since pin 13 is a common output. Which is to say, the capacitor C10 must be larger than the capacitors
C9 and C10.

2. Muting time




• The figure above shows the waveform when the muting function is turned on and off. The ts on and off times here can be changed by the capacitor Cr on pin 16. While the recommended value for Cr is 1 μF, note that reducing this value can lead to increased impulse ("pop") noise.


• The table below lists the ts on and off times for different values of Cr.

Cr	ts OFF	ts ON
0.1 μF	15 ms	3.2 ms
1.0 μF	150 ms	30 ms
2.2 μF	300 ms	56 ms


3. Boost level when the low boost function and PVSS are on



- Normally, the 100 Hz boost level with respect to 1 kHz is 15 dB when low boost is on. However, the LA4805V is designed so that the 100 Hz boost level with respect to 1 kHz is 9 dB when both PVSS and low boost are on. PVSS is turned on when the power output is input to pin 19, and the low boost level is determined by adjusting the DET as shown by the dotted lines in the figure. (See the separately provided detailed data describing the state where both low boost and PVSS are on.)
- The graphs below give a simplified view of the fi-VG characteristics.




4. PVSS





Unit (resistance: Ω , capacitance: F)


- As shown in the figure above, PVSS is designed so that PVSS is operated and turned on by inputting to pin 19 the mixed power outputs through 15 kΩ resistors. When this input is grounded, PVSS is turned off.
- PVSS switching can be changed by an IC internal 30 k Ω resistor and an external (150 k Ω) resistor. When this function is used, V_O is set to 45 mV by passing the mixed signal through a 150 k Ω resistor at PVSS1, and is set to 10 mV by passing the mixed signal through only the 0.22 μ F capacitor at PVSS2. (Detailed data is provided separately.)
- The graph below gives a simplified view of the Vi-V_O characteristics and the output V_O when R_P is varied.





R _P	V _O
50 kΩ	25 mV
100 kΩ	35 mV
150 kΩ	46 mV
200 kΩ	56 mV

















- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.